View MT9160_79514.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISO2-CMOS MT9160 5 Volt Multi-Featured Codec (MFC) Preliminary Information
Features
* * * * * * * * * Programmable -Law/A-Law Codec and Filters Programmable CCITT (G.711)/sign-magnitude coding Programmable transmit, receive and side-tone gains Fully differential interface to handset transducers - including 300 ohm receiver driver Flexible digital interface including ST-BUS/SSI Serial microport or default controllerless mode Single 5 volt supply Low power operation CCITT G.714 compliant
ISSUE 3
May 1995
Ordering Information MT9160AE MT9160AS 24 Pin Plastic DIP 20 Pin SOIC -40C to +85C
Description
The MT9160 5V Multi-featured Codec incorporates a built-in Filter/Codec, gain control and programmable sidetone path as well as on-chip anti-alias filters, reference voltage and bias source. The device supports both A-Law and -Law requirements. Complete telephony interfaces are provided for connection to handset transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers. The device also supports controllerless operation utilizing the default register conditions. The MT9160 is fabricated in Mitel's ISO2-CMOS technology ensuring low power consumption and high reliability.
Applications
* * * * * Digital telephone sets Cellular radio sets Local area communications stations Pair Gain Systems Line cards
VSSD VDD VSSA VBias VRef
FILTER/CODEC GAIN AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA ENCODER 7dB AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA DECODER -7dB AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAA
MM+ Transducer Interface
HSPKR + HSPKR -
Din Dout STB/F0i CLOCKin Flexible Digital Interface
Timing
ST-BUS C&D Channels Serial Microport A//IRQ
PWRST
IC
CS
DATA1
DATA2
SCLK
Figure 1 - Functional Block Diagram
7-77
MT9160
Preliminary Information
20 PIN SOIC
VBias VRef PWRST IC A//IRQ VSSD CS SCLK DATA1 DATA2
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
M+ MVSSA HSPKR + HSPKR VDD CLOCKin STB/F0i Din Dout
24 PIN PDIP
VBias VRef NC PWRST IC A//IRQ VSSD CS NC SCLK DATA1 DATA2
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 19 18 17 16 15 14 13
M+ MVSSA NC HSPKR + HSPKR VDD CLOCKin NC STB/F0i Din Dout
Figure 2 - Pin Connections
Pin Description
Pin # SOIC DIP 1 2 3 4 5 1 2 4 5 6 Name VBias VRef PWRST IC A//IRQ Description Bias Voltage (Output). (VDD/2) volts is available at this pin for biasing external amplifiers. Connect 0.1 F capacitor to VSSA. Reference Voltage for Codec (Output). Nominally [(VDD/2)-1.5] volts. Used internally. Connect 0.1 F capacitor to VSSA. Power-up Reset (Input). CMOS compatible input with Schmitt Trigger (active low). Internal Connection. Tie externally to VSS for normal operation. A/ - When internal control bit DEn = 0 this CMOS level compatible input pin governs the companding law used by the filter/Codec; -Law when tied to VSS and A-Law when tied to VDD. Logically OR'ed with A/ register bit. IRQ - When internal control bit DEn = 1 this pin becomes an open-drain interrupt output signalling valid access to the D-Channel registers in ST-BUS mode. Digital Ground. Nominally 0 volts. Chip Select (Input). This input signal is used to select the device for microport data transfers. Active low. TTL level compatible. Serial Port Synchronous Clock (Input). Data clock for microport. TTL level compatible. Bidirectional Serial Data. Port for microprocessor serial data transfer. In Motorola/ National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA 2 pin. Input TTL level compatible. Serial Data Receive. In Motorola/National mode of operation, this pin is used for data receive. In Intel mode, serial data transmit and receive are performed on the DATA 1 pin and DATA 2 is disconnected. Input TTL level compatible.
6 7 8 9
7 8 10 11
VSSD CS SCLK DATA 1
10
12
DATA 2
7-78
Preliminary Information
Pin Description (continued)
Pin # SOIC DIP 11 13 Name Dout Description
MT9160
Data Output. A high impedance three-state digital output for 8 bit wide channel data being sent to the Layer 1 transceiver. Data is shifted out via this pin concurrent with the rising edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing. Data Input. A digital input for 8 bit wide channel data received from the Layer 1 transceiver. Data is sampled on the falling edge of the bit clock during the timeslot defined by STB, or according to standard ST-BUS timing. Input level is CMOS compatible. Data Strobe/Frame Pulse (Input). For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode (refer to Figure 11). CMOS level compatible input.
12
14
D in
13
15
STB/F0i
14
17
CLOCKin Clock (Input). (CMOS level compatible). The clock provided to this input pin is used for the internal device functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this input when the available bit clock is 128 kHz or 256 kHz. For ST-BUS mode connect C4i to this pin. VDD Positive Power Supply (Input). Nominally 5 volts.
15 16 17 18 19 20
18 19 20 22 23 24 3,9, 16,21
HSPKR- Inverting Handset Speaker (Output). Output to the handset speaker (balanced). HSPKR+ Non-Inverting Handset Speaker (Output). Output to the handset speaker (balanced). VSSA MM+ NC Analog Ground (Input). Nominally 0 volts. Inverting Microphone (Input). Inverting input to microphone amplifier from the handset microphone. Non-Inverting Microphone (Input). Non-inverting input to microphone amplifier from the handset microphone. No Connect. (DIP Package only).
7-79
MT9160
Overview
The 5V Multi-featured Codec (MFC) features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/Codec) and an analog interface to a standard handset transmitter and receiver (Transducer Interface). The receiver amplifier is capable of driving a 300 ohm load. Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51(R), Motorola SPI(R) and National Semiconductor Microwire(R) specifications. These parameters include: gain control, power down, mute, B-Channel select (ST-BUS mode), C&D channel control/access, law control, digital interface programming and loopback. Optionally the device may be used in a controllerless mode utilizing the power-on default settings.
Preliminary Information
design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset functions. A reference voltage (VRef), for the conversion requirements of the Codec section, and a bias voltage (V Bias ), for biasing the internal analog sections, are both generated on-chip. VBias is also brought to an external pin so that it may be used for biasing external gain setting amplifiers. A 0.1F capacitor must be connected from VBias to analog ground at all times. Likewise, although VRef may only be used internally, a 0.1F capacitor from the V Ref pin to ground is required at all times. The analog ground reference point for these two capacitors must be physically the same point. To facilitate this the V Ref and VBias pins are situated on adjacent pins. The transmit filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz. The receive filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter is 0 dB (gain control = 0dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate. Side-tone is derived from the input of the Tx filter and is not subject to the gain control of the Tx filter section. Side-tone is summed into the receive handset transducer driver path after the Rx filter gain control section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the gain control bits located in Gain Control Register 2 (address 01h). Transmit and receive filter gains are controlled by the TxFG0-TxFG2 and RxFG0-RxFG2 control bits, respectively. These are located in Gain Control Register 1 (address 00h). Transmit filter gain is adjustable from 0 dB to +7 dB and receive filter gain from 0dB to -7 dB, both in 1 dB increments. Side-tone filter gain is controlled by the STG0-STG2 control bits located in Gain Control Register 2 (address 01h). Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.
Functional Description
Filter/Codec The Filter/Codec block implements conversion of the analog 0-3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are programmable. These are CCITT G.711 A-law or -Law, with true-sign/ Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign- magnitude coding may also be selected for proprietary applications. The Filter/Codec block also implements transmit and receive audio path gains in the analog domain. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. This side tone path feature is disabled by default. Figure 3 depicts the nominal half-channel and side-tone gains for the MT9160. In the event of PWRST, the MT9160 defaults such that the side-tone path is off, all programmable gains are set to 0dB and CCITT -Law is selected. Further, the digital port is set to SSI mode operation at 2048 kb/s and the FDI and driver sections are powered up. (See Microport section.) The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 5 volt supply
Intel(R) and MCS-51(R) are registered trademarks of Intel Corporation Motorola(R) and SPI(R) are registered trademarks of Motorola Corporation National(R) and Microwire(R) are trademarks of National Semiconductor Corporation
7-80
Preliminary Information
Companding law selection for the Filter/Codec is provided by the A/ companding control bit while the coding scheme is controlled by the Smag/CCITT control bit. The A/ control bit is logically OR'ed with the A/ pin providing access in both controller and controllerless modes. Both A/ and Smag/CCITT reside in Control Register 2 (address 04h). Table 1 illustrates these choices. CCITT (G.711) -Law
1000 0000 1111 1111 0111 1111 0000 0000
MT9160
Control of this gain is provided by the TxINC control bit (Gain Control register 1, address 00h). * The handset speaker outputs (receiver), pins HSPKR+/HSPKR-. This internally compensated fully differential output driver is capable of driving the load shown in Figure 4. The nominal handset receive path gain may be adjusted to either 0 dB, -6 dB or -12 dB. Control of this gain is provided by the RxINC control bit (Gain Control register 1, address 00h). This gain adjustment is in addition to the programmable gain provided by the receive filter.
Code
+ Full Scale + Zero -Zero (quiet code) - Full Scale
Sign/ Magnitude
1111 1111 1000 0000 0000 0000 0111 1111
A-Law
1010 1010 1101 0101 0101 0101
HSPKR + 0010 1010 75
Table 1 Transducer Interfaces
MT9160
150 ohm load (speaker)
Standard handset transducer interfaces are provided by the MT9160. These are: * The handset microphone inputs (transmitter), pins M+/M-. The nominal transmit amplifier gain may be adjusted to either 6.0 dB or 15.3 dB.
75
HSPKR -
Figure 4 - Handset Speaker Driver Serial Port Filter/Codec and Transducer Interface
Default Bypass Receive Filter Gain 0 to -7 dB (1 dB steps) -6.0 dB or 0 dB Receiver Driver HSPKR + 75 HSPKR 75 Handset Receiver (150)
PCM
Din
-6 dB
Side-tone -9.96 to +9. 96 dB (3.32 dB steps)
-11 dB
PCM
Dout
Default Side-tone off
Transmit Filter Transmit Filter Gain Gain 0 to 0 dB+7 dB to +7 dB (1 steps) (1 dB steps)
Transmit Gain -0.37 dB or 8.93 dB
Transmit Gain 6.37 dB
M+ M-
Transmitter Microphone
INTERNAL TO DEVICE
EXTERNAL TO DEVICE
Figure 3 - Audio Gain Partitioning
7-81
MT9160
Microport The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and National Semiconductor Microwire specifications provides access to all MT9160 internal read and write registers. This microport consists of a transmit/ receive data pin (DATA1), a receive data pin (DATA2), a chip select pin (CS) and a synchronous data clock pin (SCLK). For D-channel contention control, in ST-BUS mode, this interface provides an open-drain interrupt output (IRQ). The microport dynamically senses the state of the serial clock (SCLK) each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0, CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in the MT9160. The micro must discard non-valid data which it clocks in during a valid write transfer to the MT9160. During a valid read transfer from the MT9160 data simultaneously clocked out by the micro is ignored by the MT9160. All data transfers through the microport are two-byte transfers requiring the transmission of a Command/ Address byte followed by the data byte written or read from the addressed register. CS must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of CS indicates to the MT9160 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of CS are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT9160 and the microcontroller. At the end of the two-byte transfer CS is brought high again to terminate the session. The rising edge of CS will tri-state the output driver of DATA1 which will remain tri-stated as long as CS is high. Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The MT9160 microport automatically accommodates
7-82
Preliminary Information
these two schemes for normal data bytes. However, to ensure decoding of the R/W and address information, the Command/Address byte is defined differently for Intel operation than it is for Motorola/ National operation. Refer to the relative timing diagrams of Figures 5 and 6. Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK. Flexible Digital Interface A serial link is required to transport data between the MT9160 and an external digital transmission device. The MT9160 utilizes the ST-BUS architecture defined by Mitel Semiconductor but also supports a strobed data interface found on many standard Codec devices. This interface is commonly referred to as Synchronous Serial Interface (SSI). The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Mitel basic rate transmission devices as well as many other 2B+D transceivers. The required mode of operation is selected via the CSL2-0 control bits (Control Register 2, address 04h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables. Quiet Code The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMute bit high. Likewise, the FDI will send quiet code in the transmit path when the TxMute bit is high. Both of these control bits reside in Control Register 1 at address 03h. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition. ST-BUS Mode The ST-BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin (C4i), and a framing pulse input (F0i). These signals are direct connections to the corresponding pins of Mitel basic rate devices. The CSL2, CSL1 and CSL0 bits are set to 1 for ST-BUS operation.
Preliminary Information
The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to parse the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125 Second period translating into an 8 kHz frame rate. A valid frame begins when F0i is
MT9160
logic low coincident with a falling edge of C4i. Refer to Figure 11 for detailed ST-BUS timing. C4i has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell. C4i is also used to clock the MT9160 internal functions (i.e., Filter/
COMMAND/ADDRESS
DATA INPUT/OUTPUT
COMMAND/ADDRESS:
DATA 1 RECEIVE D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
DATA 1 TRANSMIT SCLK y
D0 D1 D2 D3 D4 D5 D6 D7
D0 D1 D2 D3 D4 D5 D6 D7
CS y Delays due to internal processor timing which are transparent.

The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK. The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high. A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again. D7 The COMMAND/ADDRESS byte contains: 1 bit - Read/Write 3 bits - Addressing Data X X A2 A1 X X 4 bits - Unused
D0 A0 R/W
Figure 5 - Serial Port Relative Timing for Intel Mode 0
COMMAND/ADDRESS
DATA INPUT/OUTPUT
COMMAND/ADDRESS:
DATA 2 RECEIVE D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
DATA 1 TRANSMIT SCLK y
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
CS y Delays due to internal processor timing which are transparent .

The MT9160:-latches received data on the rising edge of SCLK. -outputs transmit data on the falling edge of SCLK. The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The subsequent byte is always data until terminated via CS returning high. A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again. D7 The COMMAND/ADDRESS byte contains: 1 bit - Read/Write 3 bits - Addressing Data A2 4 bits - Unused X X R/W X A1
D0 A0 X
Figure 6 - Serial Port Relative Timing for Motorola Mode 00/National Microwire
7-83
MT9160
125 s F0i
Preliminary Information
DSTi, DSTo
CHANNEL 0 D-channel LSB first for DChannel
CHANNEL 1 C-channel
CHANNEL 2 B1-channel
CHANNEL 3 B2-channel
CHANNELS 4-31 Not Used
MSB first for C, B1- & B2Channels
Figure 7 - ST-BUS Channel Assignment Codec, Digital gain and tone generation) and to provide the channel timing requirements. The MT9160 uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 7 (ST-BUS channel assignments). The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (Control Register 2, address 04h). ISDN basic rate service (2B+D) defines a 16 kb/s signalling (D) Channel. The MT9160 supports transparent access to this signalling channel. ST-BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST-BUS Control (C) Channel. The MT9160 supports microport access to this C-Channel.
D8: When 1, D-Channel data is shifted at the rate of 1 bit/ frame (8 kb/s).
When 0, D-Channel data is shifted at the rate of 2 bits/frame (16 kb/s default). 16 kb/s D-Channel operation is the default mode which allows the microprocessor access to a full byte of D-Channel information every fourth ST-BUS frame. By arbitrarily assigning ST-BUS frame n as the reference frame, during which the microprocessor D-Channel read and write operations are performed, then: (a) A microport read of address 04 hex will result in a byte of data being extracted which is composed of four di-bits (designated by roman numerals I,II,III,IV). These di-bits are composed of the two D-Channel bits received during each of frames n, n-1, n-2 and n-3. Referring to Fig. 8a: di-bit I is mapped from frame n-3, di-bit II is mapped from frame n-2, di-bit III is mapped from frame n-1 and di-bit IV is mapped from frame n. The D-Channel read register is not preset to any particular value on power-up (PWRST) or software reset (RST). (b) A microport write to Address 04 hex will result in a byte of data being loaded which is composed of four di-bits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig. 8a: di-bit I is mapped to frame n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame n+4. If no new data is written to address 04 hex , the current D-channel register contents will be continuously re-transmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).
DEN - D-Channel
In ST-BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/ write register (address 06h). D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/ frame for 8 kb/s operation). Since the ST-BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt (IRQ) output. D-Channel access is enabled via the (DEn) bit.
DEn: When 1, ST-BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/ out of the D-channel (READ/WRITE) register.
When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default).
7-84
Preliminary Information
MT9160
IRQ Microport Read/Write Access FP n-3 n-2 n-1 n n+1 n+2 n+3 n+4*
DSTo/ DSTi Di-bit Group Receive D0 D-Channel
I
II D1 D2 D3 No preset value
D4
III
IV D5 D6 D7 Di-bit Group Transmit D0 D-Channel
I
D1
D2
II
D3
D4
III
D5 D6
IV
D7
Power-up reset to 1111 1111
* note that frame n+4 is equivalent to frame n of the next cycle.
Figure 8a - D-Channel 16 kb/s Operation
FP
C4i
C2 tir =500 nsec max Rpullup= 10 k tif =500 nsec max IRQ 8 kb/s operation 16 kb/s operation Microport Read/Write Access
Reset coincident with Read/Write of Address 04 Hex or next FP, whichever occurs first
DSTo/ DSTi
D0
D1
Figure 8b - IRQ Timing Diagram
FP Microport Read/Write Access IRQ
n-7 n-6 n-5 n-4 n-3 n-2 n-1 n n+1 n+2 n+3 n+4 n+5 n+6 n+7 n+8
D-Channel Di-bit Group Receive D-Channel
I D0 II D1 III D2 IV D3 V D4 VI D5 VII D6 VIII D7 I D0 II D1 III D2 IV D3 V D4 VI D5 VII D6 VIII D7
No preset value
Di-bit Group Transmit D-Channel
Power-up reset to 1111 1111
Figure 8c - D-Channel 8 kb/s Operation
7-85
MT9160
An interrupt output is provided (IRQ) to synchronize microprocessor access to the D-Channel register during valid ST-BUS periods only. IRQ will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third (second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or Write of Address 04 hex or upon encountering the following frames's FP input, whichever occurs first. To ensure D-Channel data integrity, microport read/write access to Address 04 hex must occur before the following frame pulse. See Figure 8b for timing. 8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel register data is mapped according to Figure 8c. SSI Mode
Preliminary Information
The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), and a framing strobe input (STB). The frame strobe must be synchronous with, and eight cycles of, the bit clock. A 4.096 MHz master clock is also required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 12 & 13. In SSI mode the MT9160 supports only B-Channel operation. The internal C and D Channel registers used in ST-BUS mode are not functional for SSI operation. The control bits TxBSel and RxBSel, as described in the ST-BUS section, are ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input. The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate. SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is 512 kHz or greater then it is used directly by the internal MT9160 functions allowing synchronous operation. If the available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal MT9160 functions. Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT9160 will re-align its internal clocks to allow operation when the external master and bit clocks are asynchronous. Control bits CSL2, CSL1 and CSL0 in Control Register 2 (address 04h) are used to program the bit rates. For synchronous operation data is sampled, from Din, on the falling edge of BCL during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid but PDFDI and PDDR are not true, then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation. For asynchronous operation Dout and Din are as defined for synchronous operation except that the allowed output jitter on Dout is larger. This is due to the resynchronization circuitry activity and will not
CEn - C-Channel
Channel 1 conveys the control/status information for the Layer 1 transceiver. C-Channel data is transferred MSB first on the ST-BUS by the MT9160. The full 64 kb/s bandwidth is available and is assigned according to which transceiver is being used. Consult the data sheet for the selected transceiver for its C-Channel bit definitions and order of bit transfer. When CEN is high, data written to the C-Channel register (address 05h) is transmitted, most significant bit first, on DSTo. On power-up reset (PWRST) or software reset (Rst, address 03h) all C-Channel bits default to logic high. Receive C-Channel data (DSTi) is always routed to the read register regardless of this control bit's logic state. When low, data transmission is halted and this timeslot is tri-stated on DSTo.
B1-Channel and B2-Channel
Channels 2 and 3 are the B1 and B2 channels, respectively. B-channel PCM associated with the Filter/Codec and transducer audio paths is selected on an independent basis for the transmit and receive paths. TxBSel and RxBSel (Control Register 1, address 03h) are used for this purpose. If no valid transmit path has been selected then the timeslot output on DSTo is tri-stated (see PDFDI and PDDR control bits, Control Register 1 address 03h).
7-86
Preliminary Information
affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 12 & 13 for both synchronous and asynchronous SSI timing. PWRST/Software Reset (Rst) While the MT9160 is held in PWRST no device control or functionality is possible. While in software reset (Rst=1, address 03h) only the microport is functional. Software reset can only be removed by writing Rst logic low or by setting the PWRST pin. After Power-up reset (PWRST) or software reset (Rst) all control bits assume their default states; -Law functionality, usually 0 dB programmable gains as well as the device powered up in SSI mode 2048 kb/s operation with Dout tri-stated while there
MT9160
is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the defined channel. To attain complete power-down from a normal operating condition, write PDFDI = 1 and PDDR = 1 (Control Register 1, address 03h) or put PWRST pin low.
5V Multi-featured Codec Register Map
00 01 02 03 04 05 06 07 RxINC PDFDI CEN C7 D7 RxFG2 PDDR DEN C6 D6 RxFG 1 RST D8 C5 D5 RxFG 0 A/ C4 D4 TxINC T xMute Smag/ CCITT C3 D3 PCM/ ANALOG TxFG2 STG 2 R xMute CSL 2 C2 D2 loopen TxFG 1 STG 1 T xBsel CSL 1 C1 D1 TxFG 0 STG 0 DrGain R xBsel CSL 0 C0 D0 Gain Control Register 1 Gain Control Register 2 Path Control Control Register 1 Control Register 2 C-Channel Register D-Channel Register Loop Back
7-87
MT9160
Register Summary
Gain Control Register 1
Preliminary Information
ADDRESS = 00h WRITE/READ VERIFY
Power Reset Value 1000 0000
RxINC RxFG2 RxFG1 RxFG0 TxINC TxFG2 TxFG1 TxFG0 7 6 5 4 3 2 1 0
Receive Gain Setting (dB)
(default)
RxFG2 0 0 0 0 1 1 1 1
RxFG1 0 0 1 1 0 0 1 1
RxFG 0 0 1 0 1 0 1 0 1
Transmit Gain Setting (dB) (default) 0 1 2 3 4 5 6 7
TxFG 2 0 0 0 0 1 1 1 1
TxFG 1 0 0 1 1 0 0 1 1
TxFG 0 0 1 0 1 0 1 0 1
0
-1 -2 -3 -4 -5 -6 -7
RxFGn = Receive Filter Gain bit n
TxFGn = Transmit Filter Gain bit n
RxINC: When high, the receiver driver nominal gain is set to 0 dB. When low, this gain is -6.0 dB. TxINC: When high, the transmit amplifier nominal gain is set to 15.3 dB. When low, this gain is 6.0 dB.
Gain Control Register 2 7 6 5 4
-
ADDRESS = 01h WRITE/READ VERIFY STG2 2 STG1 1 STG0 0
Power Reset Value XXXX X000
3
Side-tone Gain Setting (dB) (default) OFF -9.96 -6.64 -3.32 0 3.32 6.64 9.96 STGn = Side-tone Gain bit n
STG 2 0 0 0 0 1 1 1 1
STG 1 0 0 1 1 0 0 1 1
STG 0 0 1 0 1 0 1 0 1
Note: Bits marked "-" are reserved bits and should be written with logic "0"
7-88
Preliminary Information
MT9160
ADDRESS = 02h WRITE/READ VERIFY
Path Control
7
DrGain
6
5
4
-
2
1
DrGain 0
Power Reset Value XX00 0000
3
When high, the receiver driver gain is set to -6 dB, with sidetone. When low, the receiver driver gain is set to 0 dB, with no sidetone.
Control Register 1 _ 4
ADDRESS = 03h WRITE/READ VERIFY Rst 5
TxMute RxMute TxBsel RxBsel
Power Reset Value 0000 0000
PDFDI PDDR 7
PDFDI PDDR
6
3
2
1
0
Rst
TxMute
RxMute TxBsel RxBsel
When high, the FDI PLA and the Filter/Codec are powered down. When low, the FDI is active (default). When high, the ear driver and Filter/Codec are powered down. In addition, in ST-BUS mode, the selected output channel is tri-stated. In SSI mode the PCM output code will be -zero code during the valid strobe period. The output will be tri-stated outside of the valid strobe and for the whole frame if no strobe is supplied. When low, the driver and Filter/ Codec are active if PDFDI is low (default). When high, a software reset occurs performing the same function as the hardware reset (PWRST) except that the microport is not affected. A software reset can be removed only by writing this bit low or by a PWRST. When low, the reset condition is removed. When high the transmit PCM stream is interrupted and replaced with quiet code; thus forcing the output code into a mute state (only the output code is muted, the transmit microphone and transmit Filter/Codec are still functional). When low the full transmit path functions normally (default). When high the received PCM stream is interrupted and replaced with quiet code; thus forcing the receive path into a mute state. When low the full receive path functions normally (default). When high, the transmit B2 channel is functional in ST-BUS mode. When low, the transmit B1 channel is functional in ST-BUS mode. Not used in SSI mode. When high, the receive B2 channel is functional in ST-BUS mode. When low, the receive B1 channel is functional in ST-BUS mode. Not used in SSI mode.
Note: Bits marked "-" are reserved bits and should be written with logic "0"
7-89
MT9160
Control Register 2 CEn 7
CEn
Preliminary Information
ADDRESS = 04h WRITE/READ VERIFY DEn 6 D8 5 A/ 4
Smag/ CCITT
CSL2 CSL1 2 1
CSL0 0
Power Reset Value 0000 0010
3
DEn
When high, data written into the C-Channel register (address 05h) is transmitted during channel 1 on DSTo. When low, the channel 1 timeslot is tri-stated on DSTo. Channel 1 data received on DSTi is read via the C-Channel register (address 05h) regardless of the state of CEn. This control bit has significance only for ST-BUS operation and is ignored for SSI operation. When high, data written into the D-Channel Register (address 06h) is transmitted (2 bits/frame) during channel 0 on DSTo. The remaining six bits of the D-Channel carry no information. When low, the channel 0 timeslot is completely tri-stated on DSTo. Channel 0 data received on DSTi is read via the D-Channel register regardless of the state of DEN. This control bit has significance only for ST-BUS mode and is ignored for SSI operation. When high, D-channel operates at 8kb/s. When low, D-channel operates at 16kb/s (default). When high, A-Law encoding/decoding is selected for the MT9160. When low, -Law encoding/decoding is selected. When high, sign-magnitude code assignment is selected for the Codec input/output. When low, CCITT code assignment is selected for the Codec input/output; true sign, inverted magnitude (-Law) or true sign, alternate digit inversion (A-Law). External bit Clock Rate (kHz) not applicable 128 256 512 1536 2048 4096
D8 A/ Smag/CCITT
CSL2 1 1 1 0 0 0 0
CSL1 1 0 0 0 0 1 1
CSL0 1 0 1 0 1 0 1
CLOCKin (kHz) 4096 4096 4096 512 1536 2048 4096
Mode ST-BUS SSI SSI SSI SSI SSI (default) SSI
Note: Bits marked "-" are reserved bits and should be written with logic "0"
7-90
Preliminary Information
MT9160
ADDRESS = 05h WRITE/READ
C-Channel Register C7 7 C6 6 C5 5 C4 4 C3 3 C2 2 C1 1 C0 0
Power Reset Value 1111 1111- write XXXX XXXX - read
Micro-port access to the ST-BUS C-Channel information read and write
D-Channel Register
ADDRESS = 06h WRITE/READ D6 6 D5 5 D4 4 D3 3 D2 2 D1 1 D0 0
Power Reset Value 1111 1111- write XXXX XXXX - read
D7 7
D7-D0
Data written to this register will be transmitted every frame, in channel 0, if the DEn control bit is set (address 04h). Received D-Channel data is valid, regardless of the state of DEn. These bits are valid for ST-BUS mode only and are accessible only when IRQ indicates valid access.
Loopback Register 7 6 5 4
PCM/ loopen ANALOG
ADDRESS = 07h WRITE/READ VERIFY 1 0
Power Reset Value XXXX 0000
3
2
PCM/ANALOG This control bit functions only when loopen is set high. It is ignored when loopen is low. For loopback operation when this bit is high, the device is configured for digital-to-digital loopback operation. Data on Din is looped back to Dout without conversion to the analog domain. However, the receive D/A path (from Din to HSPKR ) still functions. When low, the device is configured for analog-to-analog operation. An analog input signal at M is looped back to the SPKR outputs through the A/D and D/A circuits as well as through the normal transmit A/D path (from M to Dout). loopen When high, loopback operation is enabled and the loopback type is governed by the state of the PCM/ANALOG bit. When low, loopbacks are disabled, the device operates normally and the PCM/ANALOG bit is ignored.
Note: Bits marked "-" are reserved bits and should be written with logic "0"
7-91
MT9160
Applications
Figure 9 shows an application in a digital phone set. Various configurations of pair gain drops are depicted in Figures 10a and 10b using the MT9125 and MT9126, respectively.
Preliminary Information
330 + 10 F 511 +5V 0.1 F 100K VBias 0.1 F 100K 511 + Differential Amplifier 0.1 F VBias M+ R T Av = 1 + 2R T R Single-ended Amplifier M+ + 10 F + Electret Microphone 1K 330 +5V 0.1 F
T R
VBias
+ -
M+
+ Electret Microphone
VBias
M-
(
Typical External Gain AV= 5-10
)
M+ M-
0.1 F 1 2 +5V A//IRQ INTEL MCS-51 or MOTOROLA SPI MicroController CS SCLK DATA1 DATA2 DATA2 Motorola Mode only 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11
75
MT9160
+5V
150 75
DC to DC Converter
+5V
DSTi
Lin ZT Twisted Pair Lout C4b MT8972 DNIC DSTo F0i
10.24 MHz
Figure 9 - Digital Telephone Set
7-92
74HCT124 74HCT124
1 2
74HCT124
13 11 18 5V
74HCT124
F0b
19
5V
20
1 20 2 19 3 18 4 17 5 16 MT9160 15 6 1 7 14 8 13 9 12 10 11
C4b DSTi DSTo
28 30
Preliminary Information
5V
5V
MH88622 Pair Gain SLIC 1
39 40 14 27
21
-5V
meter signal I/P
16 25 5V
22 7 34
MT8910 or MT8972
-24VDC
120VDC ring voltage
3 38
15 26
4 37
1 20 2 19 3 18 4 17 5 16 6 MT9160 15 2 7 14 8 13 9 12 10 11
1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 MT9125 20 19 18 17 16 15 14 13
10.24 MHz
Pins 5,8,9,17,23,32,33,36
16
Serial Micro-port Intel MCS-51 Motorola SPI Nat Semi Microwire
1 2 5V
13 11 18
19
20
1 20 2 19 3 18 4 17 5 MT9160 16 6 15 3 7 14 8 13 9 12 10 11
5V
Static Control: SLIC Functions Optional QADPCM functional control
28 30
-5V
meter signal I/P
16 25
MH88622 Pair Gain SLIC 2
5V
39 40 14 27
21
22 7 34
1 2 3 4 5 6 7 8 9 10 11 12
24 23 22 21 20 MT9125 19 18 17 16 15 14 13
-24VDC
120VDC ring voltage
3 38
5V
MicroController
15 26
4 37
1 20 2 19 3 18 4 17 5 16 6 MT9160 15 4 7 14 8 13 9 12 10 11
MT9160
Figure 10a - Pair Gain System
7-93
MT9160
-5V
meter signal I/P
16 25 5V 16 15 14 12 13 18 17
MH88622 Pair Gain SLIC 1
MH88622 Pair Gain SLIC 2
7-94 1 2 27 26 25 24 MT9126 22 23
C4b DSTi DSTo F0b
1 2 28 5V 4 5 6 3
13 11 18
3
19
20
1 2 3 4 5 6 MT9160 1 7 8 9 10 20 19 18 17 16 15 14 13 12 11
28 30
5V 3
5V 9 10 11 19 20
39 40 14 27 7 8 21
21
22 7 34
MT8910 or MT8972
-24VDC
120VDC ring voltage
3 38
3
10.24 MHz
15 26
4 37
1 2 3 4 5 MT9160 6 2 7 8 9 10 20 19 18 17 16 15 14 13 12 11
1 8
Pins 5,8,9,17,23,32,33,36
16
Reset
MicroController
Static Control: SLIC Functions Optional QADPCM functional control
1 2 5V
13 11 18
Serial Micro-port Intel MCS-51 Motorola SPI Nat Semi Microwire
19
16
20
1 20 2 19 3 18 4 17 5 MT9160 16 6 15 3 7 14 8 13 9 12 10 11
16 control/status lines are: LR1/2, ESE1/2, SHK1/2, RC1/2 - 8 x 2 SLIC's
3 8
28 30
9 control lines for QADPCM, some optional 8 signals for microport are: Data1, Data2, SCKL, IRQ, CS1, CS2, CS3, CS4
5V
39 40 14 27
21
-5V
meter signal I/P
16 25
22 7 34
-24VDC
120VDC ring voltage
3 38
5V
15 26
4 37
1 20 2 19 3 18 4 17 5 16 MT9160 6 15 4 7 14 8 13 9 12 10 11
D-Channel access through Codec1 Microport as well as C-Channel control of MT8910/MT8972
Preliminary Information
Figure 10b - Pair Gain System
Preliminary Information
Absolute Maximum Ratings
Parameter 1 2 3 4 5 Supply Voltage Voltage on any I/O pin Current on any I/O pin (transducers excluded) Storage Temperature Power Dissipation (package) Symbol VDD - VSS VI/VO II/IO TS PD - 65 Min - 0.3 VSS - 0.3
MT9160
Max 7 VDD + 0.3 20 + 150 750
Units V V mA C mW
Recommended Operating Conditions Characteristics 1 2 3 4 5 6 Supply Voltage TTL Input Voltage (high)* TTL Input Voltage (low)* CMOS Input Voltage (high) CMOS Input Voltage (low) Operating Temperature Sym VDD VIHT VILT VIHC VILC TA
Voltages are with respect to VSS unless otherwise stated
Min 4.75 2.4 VSS 4.5 VSS - 40
Typ 5
Max 5.25 VDD 0.4 VDD 0.5 + 85
Units V V V V V C
Test Conditions
Includes Noise margin = 400 mV Includes Noise margin = 400 mV
* Excluding PWRST which is a Schmitt Trigger Input.
Power Characteristics
Characteristics 1 Static Supply Current (clock disabled, all functions off, PDFDI/ PDDR=1, PWRST=0) Dynamic Supply Current: Total all functions enabled Sym IDDC1 Min Typ 350 Max Units A Test Conditions Outputs unloaded, Input signals static, not loaded
2
IDDFT
8.0
mA
See Note 1 and 2.
Note 1: Power delivered to the load is in addition to the bias current requirements. Note 2: IDDFT is not additive to IDDC1 .
7-95
MT9160
DC Electrical Characteristics - Voltages are with respect to ground (VSS)
Characteristics 1 2 3 4 5 6 7 8 Input HIGH Voltage TTL inputs Input LOW Voltage TTL inputs Input HIGH Voltage CMOS inputs Input LOW Voltage CMOS inputs VBias Voltage Output VRef Output Voltage Input Leakage Current Positive Going Threshold Voltage (PWRST only) Negative Going Threshold Voltage (PWRST only) Output HIGH Current Output LOW Current Output Leakage Current Output Capacitance Input Capacitance Sym VIHT VILT VIHC VILC VBias VRef IIZ VT+ VTIOH IOL IOZ Co Ci -5 5 - 16 10 0.01 15 10 10 3.7 1.3 VDD/2
VDD/2-1.5
Preliminary Information
unless otherwise stated.
Min 2.0
Typ
Max
Units V
Test Conditions
0.8 3.5 1.5
V V V V V Max. Load = 10k No load VIN=V DD to V SS
0.1
10
A V V mA mA A pF pF
9 10 11 12 13
VOH = 2.4V VOL = 0.4V VOUT = VDD and VSS
DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing.
Clockin Tolerance Characteristics (ST-BUS Mode)
Characteristics 1 C4i Frequency Min 4095.6 Typ 4096 Max 4096.4 Units kHz Test Conditions (i.e., 100 ppm)
AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing.
7-96
Preliminary Information
AC Characteristics for A/D (Transmit) Path - 0dBm0 = 1.421Vrms for -Law and 1.477Vrms for
A-Law, at the Codec. (VRef=1.0 volts and VBias=2.5 volts.)
MT9160
Characteristics 1 Analog input equivalent to overload decision Absolute half-channel gain M to Dout
Sym ALi3.17 ALi3.14
Min
Typ 5.79 6.0
Max
Units Vp-p Vp-p
Test Conditions -Law A-Law Both at Codec Transmit filter gain=0dB setting. TxINC = 0* TxINC = 1* @1020 Hz
2
GAX1 GAX2
6.0 15.3 0.2
dB dB dB
Tolerance at all other transmit filter settings (1 to 7dB) 3 Gain tracking vs. input level CCITT G.714 Method 2 Signal to total Distortion vs. input level. CCITT G.714 Method 2 Transmit Idle Channel Noise Gain relative to gain at 1020Hz <50Hz 60Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz Absolute Delay Group Delay relative to DAX GTX -0.3 -0.6 -1.6 35 29 24
0.3 0.6 1.6
dB dB dB dB dB dB
3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 0 to -30 dBm0 -40 dBm0 -45 dBm0 -Law A-Law
4
DQX
5 6
NCX N PX GRX
15 -71
16 -69 -25 -30 0.0 0.25 0.25 -12.5 -25
dBrnC0 dBm0p dB dB dB dB dB dB dB s s s s s
-0.25 -0.9
7 8
D AX DDX
360 750 380 130 750
at frequency of minimum delay 500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz 100mV peak signal on VDD -law PSSR1-3 not production tested
9
Power Supply Rejection f=1020 Hz f=0.3 to 3 kHz f=3 to 4 kHz f=4 to 50 kHz PSSR PSSR1 PSSR2 PSSR3 37 40 35 40 dB dB dB dB
AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: TxINC, refer to Control Register 1, address 00h.
7-97
MT9160
(VRef=1.0 volts and VBias=2.5 volts.)
Preliminary Information
AC Characteristics for D/A (Receive) Path - 0dBm0 = 1.421Vrms for -Law and 1.477Vrms for A-Law, at the Codec.
Characteristics 1 2 Analog output at the Codec full scale Absolute half-channel gain. Din to HSPKR Sym ALo3.17 ALo3.14 GAR1 GAR2 GAR3 GAR4 Min Typ 5.704 5.906 0 -6 -6 -12 0.2 Max Units Vp-p Vp-p dB dB dB dB dB Test Conditions -Law A-Law DrGain=0, RxINC =1* DrGain=0, RxINC =0* DrGain=1, RxINC =1* DrGain=1, RxINC =0* @ 1020 Hz
Tolerance at all other receive filter settings (-1 to -7dB) 3 Gain tracking vs. input level CCITT G.714 Method 2 Signal to total distortion vs. input level. CCITT G.714 Method 2 Receive Idle Channel Noise Gain relative to gain at 1020Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz Absolute Delay Group Delay relative to DAR GTR -0.3 -0.6 -1.6 35 29 24
0.3 0.6 1.6
dB dB dB dB dB dB
3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 0 to -30 dBm0 -40 dBm0 -45 dBm0 -Law A-Law
4
GQR
5 6
NCR N PR GRR -0.25 -0.90
13 -78.5
15.5 -77 0.25 0.25 0.25 -12.5 -25
dBrnC0 dBm0p dB dB dB dB dB s s s s s
7 8
D AR DDR
240 750 380 130 750 -74 -80
at frequency of min. delay 500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz G.714.16 CCITT
9
Crosstalk
D/A to A/D A/D to D/A
CTRT CTTR
dB dB
AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h.
7-98
Preliminary Information
AC Electrical Characteristics for Side-tone Path
Characteristics 1 Absolute path gain gain adjust = 0dB Sym GAS1 GAS2 Min Typ -16.63 -10.63 Max Units dB dB
MT9160
Test Conditions RxINC = 0* RxINC = 1* M inputs to HSPKR outputs 1000 Hz at STG2=1
AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h.
Electrical Characteristics for Analog Outputs
Characteristics 1 2 3 EarpIece load impedance Allowable earpiece capacitive load Earpiece harmonic distortion Sym EZL ECL ED Min 260 Typ 300 300 0.5 Max Units ohms pF % Test Conditions across HSPKR each pin: HSPKR+, HSPKR-
300 ohms load across HSPKR (tol-15%), VO693mVRMS, RxINC=1*, Rx gain=0dB
Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: RxINC, refer to Control Register 1, address 00h.
Electrical Characteristics for Analog Inputs
Characteristics 1 Input voltage without overloading Codec across M+/MVIOLH 2.90 1.03 Vp-p Vp-p TxINC = 0, A/ = 0* TxINC = 1, A/ = 1* Tx filter gain=0dB setting 2 Input Impedance ZI 50 k M+/M- to VSS
Electrical Characteristics are over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: TxINC, refer to Control Register 1, address 00h.
Sym
Min
Typ
Max
Units
Test Conditions
7-99
MT9160
AC Electrical Characteristics - ST-BUS Timing (See Figure 11)
Characteristics 1 2 3 4 5 6 7 8 9 C4i Clock Period C4i Clock High period C4i Clock Low period C4i Clock Transition Time F0i Frame Pulse Setup Time F0i Frame Pulse Hold Time DSTo Delay DSTi Setup Time DSTi Hold Time Sym tC4P tC4H tC4L tT tF0iS tF0iH tDSToD tDSTiS tDSTiH 30 30 50 50 100 125 Min Typ 244 122 122 20 Max
Preliminary Information
Units ns ns ns ns ns ns ns ns ns
Test Conditions
CL = 50pF, 1k load.*
Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing. * Note: All conditions data-data, data-HiZ, HiZ-data. tT tC4P C4i 70% AA 30% AA tDSToD
AA 70% AA AA AA AA 30% AA AA AA AAA AA AA AAA AA AA AAA AA AA AAA AA AA
1 bit cell tC4H tC4L
tT
AAA AAA A AA
DSTo
tDSTiS 70% AA AAA 30% tT F0i 70% AA 30% AA tF0iS tF0iH tT
tDSTiH
AA AAA AAA A
DSTi
NOTE:
Levels refer to %VDD
AA AA
Figure 11 - ST-BUS Timing Diagram
7-100
Preliminary Information
MT9160
AC Electrical Characteristics - SSI BUS Synchronous Timing (see Figure 12)
Characteristics 1 BCL Clock Period 2 BCL Pulse Width High 3 BCL Pulse Width Low 4 BCL Rise/Fall Time 5 Strobe Pulse Width 6 Strobe setup time before BCL falling 7 Strobe hold time after BCL falling 8 Dout High Impedance to Active Low from Strobe rising 9 Dout High Impedance to Active High from Strobe rising 10 Dout Active Low to High Impedance from Strobe falling 11 Dout Active High to High Impedance from Strobe falling 12 Dout Delay (high and low) from BCL rising 13 Din Setup time before BCL falling 14 Din Hold Time from BCL falling Sym tBCL tBCLH tBCLL tR/tF tENW tSSS tSSH tDOZL tDOZH tDOLZ tDOHZ tDD tDIS tDIH 50 50 80 80 Min 244 122 122 20 8 x tBCL tBCL-80 tBCL-80 90 90 90 90 90 Typ Max 1953 Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns CL=150 pF, RL=1K CL=150 pF, RL=1K CL=150 pF, RL=1K CL=150 pF, RL=1K CL=150 pF, RL=1K Test Conditions BCL=4096 kHz to 512 kHz BCL=4096 kHz BCL=4096 kHz Note 1 Note 1
Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. NOTE 1: Not production tested, guaranteed by design.
tBCLH tR CLOCKin 70% (BCL) 30%
tBCL tF
tBCLL tDIS Din 70% 30% tDOZL Dout 70% 30% tDOZH tSSS STB 70% 30% tENW tSSH tDOLZ tDOHZ tDD tDIH
NOTE: Levels refer to % VDD (CMOS I/O)
Figure 12 - SSI Synchronous Timing Diagram
7-101
MT9160
Preliminary Information
AC Electrical Characteristics - SSI BUS Asynchronous Timing (note 1) (see Figure 13)
Characteristics 1 Bit Cell Period 2 Frame Jitter 3 Bit 1 Dout Delay from STB going high 4 Bit 2 Dout Delay from STB going high 5 Bit n Dout Delay from STB going high Sym TDATA Tj tdda1 tdda2 tddan 600+ TDATA-Tj 600 + (n-1) x TDATA-Tj TDATA-Tj TDATA\2 +500ns-Tj +(n-1) x TDATA TDATA\2 +500ns+Tj +(n-1) x TDATA 600+ TDATA 600 + (n-1) x TDATA Min Typ 7812 3906 600 Tj+600 600 + TDATA+Tj 600 + (n-1) x TDATA+Tj TDATA+Tj Max Units ns ns ns ns ns ns C L=150 pF, RL=1K C L=150 pF, RL=1K C L=150 pF, RL=1K n=3 to 8 Test Conditions BCL=128 kHz BCL=256 kHz
6 Bit 1 Data Boundary 7 Din Bit n Data Setup time from STB rising
TDATA1 tSU
ns ns n=1-8
8 Din Data Hold time from STB rising
tho
ns
Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. NOTE 1: Not production tested, guaranteed by design.
Tj
STB
70% 30% tdda2 tdha1 tdda1 70% 30% Bit 1 TDATA1 tho tsu Bit 2 Bit 3 TDATA
Dout
Din
70% 30% TDATA/2 D1 TDATA D2 TDATA D3
NOTE: Levels refer to % VDD (CMOS I/O)
Figure 13 - SSI Asynchronous Timing Diagram
7-102
Preliminary Information
MT9160
AC Electrical Characteristics - Microport Timing (see Figure 14)
Characteristics 1 2 3 4 5 6 7 8 9 10 Input data setup Input data hold Output data delay Serial clock period SCLK pulse width high SCLK pulse width low CS setup-Intel CS setup-Motorola CS hold CS to output high impedance Sym tIDS tIDH tODD tCYC tCH tCL tCSSI tCSSM tCSH tOHZ 500 250 250 200 100 100 100 1000 500 500 Min 100 30 100 Typ Max Units ns ns ns ns ns ns ns ns ns ns CL = 150pF, RL = 1K CL = 150pF, RL = 1K * Test Conditions
Timing is over recommended temperature range & recommended power supply voltages. Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. * Note: All conditions data-data, data-HiZ, HiZ-data.
2.0V 0.8V tIDS tIDH tCH SCLK tCSSI CS tCSSM tCH tCL
DATA INPUT DATA OUTPUT tCYC 2.0V 0.8V tODD
AAAAAAAAAAAAAAAA 90% AAAAAAAAAAAA AAAA AAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAA HiZ AAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAA 10% AAAAAAAAAAAA AAAA
Intel Mode = 0
2.0V 0.8V tOHZ 2.0V 0.8V tCSH 2.0V 0.8V tCL tIDH DATA OUTPUT tIDS 2.0V DATA INPUT 0.8V 2.0V 0.8V tCYC tODD
AAAAAAAAAAAAAAAAA 90% AAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAA HiZ AAAA AAAAAAAAAAAAAAAAA 10% AAAAAAAAAAAAA AAAA
SCLK
Motorola Mode = 00
NOTE: % refers to % VDD
Figure 14 - Microport Timing
7-103
MT9160
Notes:
Preliminary Information
7-104

▲Up To Search▲

Price & Availability of MT9160

	To Download MT9160 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .